Application No.: 10/014,359

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the

application:

LISTING OF CLAIMS:

1. (previously presented): A compensation module for phase compensation of clock

signals in a telecommunications network, the compensation module comprising:

receiving means for receiving a first clock signal and a second clock signal,

first delay means for delaying the first clock signal by a first delay time to obtain a delayed first clock signal.

second delay means for delaying the second clock signal by a second delay time to obtain

a delayed second clock signal, and

adjusting means for the phase adjustment of the second delay means, so that the delayed

second clock signal is adapted to the phase of the delayed first clock signal at an output end of

the first delay means,

wherein the first clock signal and the second clock signal are internally generated within

a network device.

(previously presented): A compensation module for phase compensation of clock

signals in a telecommunications network, the compensation module comprising:

receiving means for receiving a first clock signal and a second clock signal,

first delay means for delaying the first clock signal by a first delay time to obtain a

delayed first clock signal,

Application No.: 10/014,359

second delay means for delaying the second clock signal by a second delay time to obtain

a delayed second clock signal, and

adjusting means for the phase adjustment of the second delay means, so that the delayed

second clock signal is adapted to the phase of the delayed first clock signal at an output end of

the first delay means,

wherein at least one of the first delay time and a start value for the second delay time are

predetermined as at least one of:

a function of a maximum expected phase difference between the at least one first

clock signal and the second clock signal, and

a function of a maximum expected propagation time difference which is caused

by transmission paths of different length used for the transmission of the at least one first clock

signal and the second clock signal, respectively.

3. (previously presented): A compensation module according to Claim 1, wherein the

first delay means are designed to delay the at least one first clock signal by at least a first delay

time, which corresponds to at least one of a maximum expected phase difference and a maximum

expected propagation time difference between the at least one first clock signal and the second

clock signal and wherein the propagation time difference is caused by transmission paths of

different length used for the transmission of the at least one first clock signal and the second

clock signal, respectively.

4. (previously presented): A compensation module according to Claim 1, wherein the

second delay means are designed to delay the at least one second clock signal by at least a

Application No.: 10/014,359

second delay time, which corresponds to at least one of twice a maximum expected phase

difference and twice a maximum expected propagation time difference between the at least one

first clock signal and the second clock signal, and wherein the propagation time difference is

caused by transmission paths of different length used for the transmission of the at least one first

clock signal and the second clock signal, respectively.

5. (previously presented): A compensation module according to Claim 1, further

comprising selection means for selecting one of the at least one first delayed clock signal and the

second delayed clock signal and, optionally, one of the at least one first clock signal and the

second clock signal, where the respective selected, at least one first delayed clock signal or

second delayed clock signal and the at least one first clock signal or second clock signal serves to

synchronise the compensation module.

6. (previously presented): A compensation module according to Claim 5, wherein the

selection means are designed to select, for a delay in the first delay means, one of the at least one

first clock signal or second clock signal, which is identified by an item of master-slave-status

information as a master synchronisation signal or which leads in phase the respective other first

or second clock signal.

7. (original): A compensation module according to Claim 5, wherein the selection means

are designed to select the at least one first delayed clock signal or the second delayed clock

signal while the compensation module is in operation.

Application No.: 10/014,359

8. (previously presented): A compensation module according to Claim 1, wherein the

adjusting means are designed to adjust the phase of the first delay means, and wherein, when the

first delayed clock signal is selected instead of the second delayed clock signal, the delayed first

clock signal, present at an output end of the first delay means, is adapted, by said adjusting

means, to the phase of the delayed second clock signal present at an output end of the second

delay means.

9. (previously presented): A compensation module according to Claim 1, wherein the

adjusting means are designed to preferentially adjust at least one of the first delay time and the

second delay time to a first or second start value, respectively, which are either predetermined or

determined upon each start-up of the compensation module, wherein, a modification of the first

delay time or the second delay time, which increases a deviation of the first delay time or second

delay time from the first start value or the second start value, respectively, is performed only

upon attaining a predetermined first deviation tolerance value, while the converse applies upon

attaining a second deviation tolerance value which is smaller than the first deviation tolerance

value.

10. (previously presented): A compensation module for phase compensation of clock

signals in a telecommunications network, the compensation module comprising:

receiving means for receiving a first clock signal and a second clock signal,

first delay means for delaying the first clock signal by a first delay time to obtain a

delayed first clock signal,

Application No.: 10/014,359

second delay means for delaying the second clock signal by a second delay time to obtain

a delayed second clock signal, and

adjusting means for the phase adjustment of the second delay means, so that the delayed

second clock signal is adapted to the phase of the delayed first clock signal at an output end of

the first delay means,

wherein the adjusting means are designed for the phase adjustment, and wherein the

adjusting means changes the second delay time in a stepped fashion.

11. (previously presented): A compensation module according to Claim 1, wherein the

adjusting means are designed for the phase adjustment, and wherein the adjusting means changes

the second delay time of the second delay means in dynamic step sizes, a respective step size

being modified as a function of a respective phase difference between the delayed second clock

signal, present at the output end of the second delay means, and the delayed first clock signal

present at the output end of the first delay means.

12. (previously presented): A compensation module according to Claim 1, wherein the

first delay means, the second delay means, and the adjusting means comprise a program code

executed by a control means of a network device.

13. (previously presented): A computer-readable medium storing program code executed

by a control means of a network device, the program code comprising:

a receiving module receiving at least one first clock signal and a second clock signal;

a first delay module delaying the at least one first clock signal by a first delay time:

Application No.: 10/014,359

a second delay module delaying the second clock signal by a second delay time; and

an adjustment module adjusting a phase of the second delay module,

wherein the delayed, second clock signal is adapted to a phase of the delayed, at least one

first clock signal,

wherein the first clock signal and the second clock signal are internal clock signals

generated in the network device.

14. (previously presented): A network device for a transmission network with a

synchronous digital hierarchy, the network device comprising a compensation module for a

phase compensation of clock signals in the network with the synchronous digital hierarchy,

wherein the compensation module comprises:

receiving means for receiving at least one first clock signal and a second clock signal,

first delay means for delaying the at least one first clock signal by a first delay time,

second delay means for delaying the second clock signal by a second delay time, and

adjusting means for a phase adjustment of the second delay means, where the delayed

second clock signal is adapted to a phase of the delayed at least one first clock signal,

wherein the first clock signal and the second clock signal are internal clock signals

generated in the network device.

15. (previously presented): A method of phase compensation between at least one first

clock signal and a second clock signal which are transmitted to a compensation module in a

telecommunications network or in a network device of the telecommunications network, the

method comprising:

Application No.: 10/014,359

receiving the at least one first clock signal and the second clock signal;

delaying by the compensation module the at least one first clock signal, by a

predetermined first delay time to form a delayed first clock signal;

delaying by the compensation module the second clock signal by a predetermined second

delay time to form a delayed second clock signal, and

modifying by the compensation module the second delay time such that the delayed

second clock signal is adapted to the phase of the delayed, at least one first clock signal.

16. (previously presented): The compensation module according to claim 1, wherein the

network device further comprises output means outputting two clock signals.

17. (previously presented): The method according to claim 15, wherein the first and

second clock signals are external clock signals received over the telecommunications network.

18. (previously presented): A compensation module for phase compensation of clock

signals in a telecommunications network, the compensation module comprising:

receiving means for receiving a first clock signal and a second clock signal,

first delay means for delaying the first clock signal by a first delay time to obtain a

delayed first clock signal,

second delay means for delaying the second clock signal by a second delay time to obtain

a delayed second clock signal, and

Application No.: 10/014,359

adjusting means for the phase adjustment of the second delay means, so that the delayed

second clock signal is adapted to the phase of the delayed first clock signal at an output end of

the first delay means,

wherein the compensation module comprises program code executed by a control means

on a console of a network device for a transmission network with a synchronous digital

hierarchy.

19. (previously presented): The compensation module according to claim 1, wherein the

delayed first clock signal and the delayed second clock signal are frame clock signals and

wherein the second clock signal is redundant to the first clock signal.

20. (previously presented): The method of phase compensation according to claim 15,

wherein the delayed second clock signal, which is present at an output of a second delay module

delaying the second signal, is adapted to the phase of the delayed at least one first clock signal,

that is present at an output of a first delay module delaying the at least one first clock signal, and

wherein the second clock signal is redundant to the first clock signal.

21. (previously presented): The network device according to claim 14, further

comprising:

a first generator means for generating the first internal clock signal,

a second generator means for generating the second internal clock signal,

wherein the first internal clock signal and the second internal clock signal are generated

based on same external reference clock signal.

Application No.: 10/014,359

22. (previously presented): The network device according to claim 21, wherein the

receiving means of the compensation module receives the first clock signal and the second clock

signal.

23. (previously presented): The method according to claim 15, wherein the

predetermined second delay time is greater than the predetermined first delay time.

24. (previously presented): The method according to claim 15, wherein the

predetermined second delay time is different than the predetermined first delay time.

25. (previously presented): The compensation module according to claim 1, wherein the

predetermined second delay time is greater than the predetermined first delay time.

26. (previously presented): The compensation module according to claim 1, wherein the

predetermined second delay time is different than the predetermined first delay time.

27. (previously presented): The computer-readable medium according to claim 13,

wherein the predetermined second delay time is greater than the predetermined first delay time.

28. (previously presented): The computer-readable medium according to claim 13.

wherein the predetermined second delay time is different than the predetermined first delay time.

Application No.: 10/014,359

29. (new): The compensation module according to claim 1, wherein the second delay means adjusts the delayed second clock signal to same phase as the delayed first clock signal.

30. (new): The compensation module according to claim 1, wherein the adjusting means only adjusts the delay of the second delay means.

31. (new): The compensation module according to claim 1, wherein the adjusting means adjusts the delay of the second delay means differently from the delay of the first delay means.